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(57) ABSTRACT
An integrated hybrid crystal Light Emitting Diode ("LED")
display device that may emit red, green, and blue colors on
a single wafer. The various embodiments may provide
double-sided hetero crystal growth with hexagonal wurtzite
III-Nitride compound semiconductor on one side of (0001)
c-plane sapphire media and cubic zinc-blended III-V or
II-VI compound semiconductor on the opposite side of
c-plane sapphire media. The c-plane sapphire media may be
a bulk single crystalline c-plane sapphire wafer, a thin free
standing c-plane sapphire layer, or crack-and-bonded
c-plane sapphire layer on any substrate. The bandgap ener-
gies and lattice constants of the compound semiconductor
alloys may be changed by mixing different amounts of
ingredients of the same group into the compound semicon-
ductor. The bandgap energy and lattice constant may be
engineered by changing the alloy composition within the
cubic group IV, group III-V, and group II-VI semiconductors
and within the hexagonal III-Nitrides.
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INTEGRATED MULTI-COLOR LIGHT
EMITTING DEVICE MADE WITH HYBRID
CRYSTAL STRUCTURE
CROSS REFERENCE TO RELATED
APPLICATIONS
This patent application is a divisional of U.S. patent
application Ser. No. 14/279,614 filed May 16, 2014 titled
"INTEGRATED MULTI-COLOR LIGHT EMITTING
DEVICE MADE WITH HYBRID CRYSTAL STRUC-
TURE", which claims the benefit of priority to U.S. Provi-
sional Application No. 61/824,017 filed on May 16, 2013
titled "INTEGRATED MULTI-COLOR LIGHT EMIT-
TING DEVICE MADE WITH HYBRID CRYSTAL
STRUCTURE". The entire contents of each of the foregoing
applications are hereby incorporated by reference in their
entireties.
STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
The invention described herein was made in the perfor-
mance of work under a NASA contract and by an employee
of the United States Government and is subject to the
provisions of Public Law 96-517 (35 U.S.C. §202) and may
be manufactured and used by or for the Government for
governmental purposes without the payment of any royalties
thereon or therefore. In accordance with 35 U.S.C. §202, the
contractor elected not to retain title.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a hybrid crystal light
emitting diode ("LED") display device and more particu-
larly to a hybrid crystal LED display device that may emit
red, green, and blue colors on a single wafer.
2. Description of the Related Art
Today's Light Emitting Diodes ("LEDs") are built with
many compound semiconductors with type-I direct bandgap
energies of two different crystal structures. While red,
orange, yellow, yellowish green, and green LEDs are com-
monly made with III-V semiconductor alloys of aluminum
gallium indium phosphide (A1GaInP) and aluminum gallium
indium arsenide (A1GaInAs) with cubic zinc blende crystal
structures, the higher energy colors such as green, blue,
purple, and ultra-violet ("UV") LEDs are made with III-
nitride compound semiconductors of A1GaInN alloys with
hexagonal wurtzite crystal structures. Because the atomic
crystal structures are different for red LED and green/blue
LEDs, the integration and fabrication of these red and
green/blue semiconductor LEDs as individual red ("R"),
green ("G"), blue (`B") pixels on one wafer has been
extremely difficult.
BRIEF SUMMARY OF THE INVENTION
The various embodiments provide an integrated multi-
color light emitting device (e.g., a light emitting diode
("LED")) with a hybrid crystal structure and methods for
making the same. Various embodiments may provide an
integrated hybrid crystal Light Emitting Diode ("LED")
display device that may emit red, green, and blue colors on
a single wafer. The various embodiments may provide
double-sided hetero crystal growth with hexagonal wurtzite
III-Nitride compound semiconductor on one side of (0001)
2
c-plane sapphire media and cubic zinc-blended III-V or
II-VI compound semiconductor on the opposite side of
c-plane sapphire media. In various embodiments the c-plane
sapphire media may be a bulk single crystalline c-plane
5 sapphire wafer, a thin free standing c-plane sapphire layer,
or crack-and-bonded c-plane sapphire layer on any sub-
strate. In various embodiments the bandgap energies and
lattice constants of the compound semiconductor alloys may
be changed by mixing different amounts of ingredients of the
l0 
same group into the compound semiconductor. In various
embodiments the bandgap energy and lattice constant may
be engineered by changing the alloy composition within the
cubic group IV, group III-V, and group II-VI semiconductors
15 and within the hexagonal III-Nitrides.
These and other features, advantages, and objects of the
present invention will be further understood and appreciated
by those skilled in the art by reference to the following
specification, claims, and appended drawings.
20
BRIEF DESCRIPTION OF THE SEVERAL
VIEWS OF THE DRAWINGS
The accompanying drawings, which are incorporated
25 herein and constitute part of this specification, illustrate
exemplary embodiments of the invention, and together with
the general description given above and the detailed descrip-
tion given below, serve to explain the features of the
invention.
30 FIG. 1 illustrates a double sided hetero crystal structure
with the hexagonal wurtzite A1GaInN structure on one side
of the c-plane sapphire and the cubic zinc blende III-V or
II-VI compound semiconductor, such as A1GaInP or A1GaI-
nAs on the other side of the c-plane sapphire;
35 FIGS. 2A and 2B show the two distinct bandgap engi-
neering diagrams in which the bandgap energies and the
lattice constants of the compound semiconductor alloys may
be changed by mixing different amounts of ingredients of the
same group into the compound semiconductor;
40 FIG. 3 is a process flow diagram illustrating an embodi-
ment method for fabricating a double sided hybrid crystal
III-V/II-VI and III-Nitride compound semiconductor wafer
and integrated multi-color light emitting device;
FIG. 4 is multi-layer diagram of a double sided hybrid
45 crystal III-V/II-VI and III-Nitride compound semiconductor
wafer according to an embodiment;
FIG. 5 is a fabricated device structure and circuit diagram
for multi-color light emitting pixels according to an embodi-
ment;
50 FIG. 6 is multi-layer diagram of a double sided hybrid
crystal III-V/II-VI and III-Nitride compound semiconductor
wafer according to another embodiment; and
FIG. 7 is a fabricated device structure and circuit diagram
for multi-color light emitting pixels according to another
55 embodiment.
DETAILED DESCRIPTION OF THE
INVENTION
60 For purposes of description herein, it is to be understood
that the specific devices and processes illustrated in the
attached drawings, and described in the following specifi-
cation, are simply exemplary embodiments of the inventive
concepts defined in the appended claims. Hence, specific
65 dimensions and other physical characteristics relating to the
embodiments disclosed herein are not to be considered as
limiting, unless the claims expressly state otherwise.
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The word "exemplary" is used herein to mean "serving as
an example, instance, or illustration." Any implementation
described herein as "exemplary" is not necessarily to be
construed as preferred or advantageous over other imple-
mentations.
The various embodiments will be described in detail with
reference to the accompanying drawings. Wherever pos-
sible, the same reference numbers will be used throughout
the drawings to refer to the same or like parts. References
made to particular examples and implementations are for
illustrative purposes, and are not intended to limit the scope
of the invention or the claims.
Recently, a noble rhombohedral super hetero epitaxy
technology has been developed that can grow the (111)
oriented single crystalline cubic semiconductors, such as
silicon germanium (Site), aluminum gallium indium phos-
phide (A1GaInP), and aluminum gallium indium arsenide
(A1GaInAs), on a (0001) c-plane of trigonal substrate, such
as a sapphire (A1201) wafer. Examples of relevant epitaxial
technologies are described in U.S. Pat. No. 7,341,883 issued
Mar. 11, 2008 entitled "SILICON GERMANIUM SEMI-
CONDUCTIVE ALLOY AND METHOD OF FABRICAT-
ING SAME", U.S. Pat. No. 7,514,726 issued Apr. 7, 2009
entitled "GRADED INDEX SILICON GERANIUM ON
LATTICE MATCHED SILICON GERANIUM SEMICON-
DUCTOR ALLOY", U.S. Pat. No. 7,558,371 issued Jul. 7,
2009 entitled "METHOD OF GENERATING X-RAY DIF-
FRACTION DATA FOR INTEGRAL DETECTION OF
TWIN DEFECTS IN SUPER-HETERO-EPITAXIAL
MATERIALS", U.S. Pat. No. 7,769,135 issued Aug. 3, 2010
entitled "X-RAY DIFFRACTION WAFER MAPPING
METHOD FOR RHOMBOHEDRAL SUPER-HETERO-
EPITAXY", U.S. Pat. No. 8,226,767 issued Jul. 24, 2012
entitled "HYBRID BANDGAP ENGINEERING FOR
SUPER-HETERO-EPITAXIAL SEMICONDUCTOR
MATERIALS, AND PRODUCTS THEREOF", and U.S.
Pat. No. 8,257,491 entitled "RHOMBOHEDRAL CUBIC
SEMICONDUCTOR MATERIALS ON TRIGONAL SUB-
STRATE WITH SINGLE CRYSTAL PROPERTIES AND
DEVICES BASED ON SUCH MATERIALS", the entire
contents of all of which are hereby incorporated by reference
in their entireties.
The various embodiments provide an integrated multi-
color light emitting device (e.g., a light emitting diode
("LED")) with a hybrid crystal structure and methods for
making the same. Various embodiments may provide an
integrated hybrid crystal Light Emitting Diode ("LED")
display device that may emit red, green, and blue colors on
a single wafer. The various embodiments may provide
double-sided hetero crystal growth with hexagonal wurtzite
III-Nitride compound semiconductor on one side of (0001)
c-plane sapphire media and cubic zinc-blended III-V or
II-VI compound semiconductor on the opposite side of
c-plane sapphire media. In various embodiments the c-plane
sapphire media may be a bulk single crystalline c-plane
sapphire wafer, a thin free standing c-plane sapphire layer,
or crack-and-bonded c-plane sapphire layer on any sub-
strate. In various embodiments the bandgap energies and
lattice constants of the compound semiconductor alloys may
be changed by mixing different amounts of ingredients of the
same group into the compound semiconductor. In various
embodiments the bandgap energy and lattice constant may
be engineered by changing the alloy composition within the
cubic group IV, group III-V, and group II-VI semiconductors
and within the hexagonal III-Nitrides.
The various embodiments may be an extension of the
double sided hetero crystal growth with the hexagonal
4
wurtzite III-Nitride compound semiconductor on one side of
(0001) c-plane sapphire media and cubic zinc-blende III-V
or II-VI compound semiconductor on the opposite side of
c-plane sapphire media as shown in FIG. 1. FIG. 1 illustrates
5 a double sided hetero crystal structure with the hexagonal
wurtzite structure 102, such as a hexagonal wurtzite
A1GaInN structure, on one side of the c-plane sapphire 101
and the cubic zinc blende III-V or II-VI compound semi-
conductor 103, such as A1GaInP or A1GaInAs, on the other
to 
side of the c-plane sapphire 101. In various embodiments,
the c-plane sapphire 101 media may be a bulk single
crystalline c-plane sapphire wafer, a thin free standing
c-plane sapphire layer, or crack-and-bonded c-plane sap-
15 phire layer on any substrate.
FIGS. 2A and 2B show the two distinct bandgap engi-
neering diagrams in which the bandgap energies and the
lattice constants of the compound semiconductor alloys may
be changed by mixing different amounts of ingredients of the
20 same group into the compound semiconductor. FIGS. 2A
and 2B show the change of the bandgap energy and lattice
constants of the compound semiconductor alloy mixed from
each pure compound semiconductor. Four classes of mate-
rials are shown; cubic crystals include Group IV (Si, Ge, C),
25 Group III-V (GaAs, AlAs, InAs, GaP, A1P, InP ... ), and
Group II-VI (ZnSe, CdS, HgTe ... ). Hexagonal crystals
may include Group III-Nitride (GaN, AIN, InN). For
example, GaAs and InAs may be mixed to form Ga,_ In As
alloy that may match the lattice constant of InP and the
3o bandgap energy of 1.55 micrometer wavelength as marked
as (i) in FIG. 2A. The bandgap energy and lattice constant
engineering by changing the alloy composition within the
cubic group IV, group III-V, and group II-VI semiconductors
and within the hexagonal III-Nitrides may be studied with a
35 linear and quadratic approximation (bowing parameter).
Although some of the cubic II-VI compound semicon-
ductors could reach high energy near 3.8 eV with ZnS, the
defect and auto-compensation of p-type dopants in these
materials may hinder the efficient blue light emission from
40 II-VI LED devices. Cubic III-V compound semiconductor
materials may have lower energy than 2.5 eV so that these
materials may only emit IR, red, orange, yellow, and slightly
yellowish green lights. III-V LEDs may not emit the blue,
purple, and UV lights. On the other hand, the hexagonal
45 III-nitride compound semiconductor may emit high energy
lights such as green, blue, purple, and UV but may not emit
the red and IR lights.
The various embodiments overcome the difficulties in the
integration of these two different kinds of crystal structure
50 materials through the use of rhombohedral hybrid epitaxy
technology which may be guided by two new innovative
X-ray diffraction characterization methods. The various
embodiments may provide methods for integrating III-ni-
tride layers on one side of the c-plane sapphire and [111]
55 oriented rhombohedral III-V or II-VI compound semicon-
ductor layers on the other side of the same sapphire wafer.
FIG. 3 is a process flow diagram illustrating an embodi-
ment method 300 for fabricating a double sided hybrid
crystal III-V/II-VI and III-Nitride compound semiconductor
60 wafer and integrated multi-color light emitting device.
Example double sided hybrid crystal III-V/II-VI and III-
Nitride compound semiconductor wafers that may be fab-
ricated by the operations of method 300 are illustrated in
FIGS. 4 and 6 discussed further below, and example inte-
65 grated multi-color light emitting devices (e.g., LEDs) that
may be fabricated by the operations of method 300 are
illustrated in FIGS. 5 and 7 discussed further below.
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In block 302 a c-plane sapphire wafer may be provided
and prepared for epitaxial growth. For example, the c-plane
sapphire wafer may be degreased and cleaned in preparation
for epitaxial growth.
In an optional embodiment, in optional block 304 a heat
absorbing layer may be deposited on the first side of the
c-plane sapphire wafer. As examples, the heat absorbing
layer may be carbon or titanium. The heat absorbing layer
may be optional if the sapphire wafer can be heated by direct
contact with a clean heater element or direct e-beam heating.
Alternatively, the heat absorbing layer may be required for
high vacuum processes.
In block 306 the substrate of the c-plane sapphire wafer
may be heated to a selected temperature and epitaxial layers
of AIN, GaN, InN, A1GaN, InGaN, and/or A1GaInN with
proper dopants may be grown in selected layer structures on
the second side of the c-plane sapphire wafer. The selected
temperature may be a temperature and/or temperature range,
such as a temperature and/or temperature range from about
800° C. to about 1200° C., a temperature and/or temperature
range from about 700° C. to about 1000° C., and/or a
temperature and/or temperature range from about 500° C. to
about 900° C. The selected layer structures may be struc-
tures designed to fabricate efficient LED structures, such as
various p-type layers, intrinsic layers, and n-type layers. As
examples, one or more p-type layer may be grown com-
prised ofA1GaN, InGaN, A1GaInN, AIN, InN, or GaN doped
with a p-type dopant, such as magnesium, one or more
n-type layer may be grown comprised of A1GaN, InGaN,
A1GaInN, AIN, InN, or GaN doped with a n-type dopant,
such as silicon, and one or more intrinsic layer may be
grown comprised of A1GaN, InGaN, A1GaInN, AIN, InN, or
GaN. Intrinsic layers may not need any dopants. The
selected layer structures may be various combinations of
various numbers of n-type layers, p-type layers, and intrinsic
layers extending from the second side of the c-plane sap-
phire wafer. As examples, extending from the second side of
the c-plane sapphire wafer, the selected layer structures may
be a series of n-i-p-i-n layers, a series of p-i-n-i-p layers, a
series of n-i-p layers, a series of p-i-n layers, etc. In various
embodiments, dopants for the various layers may be inserted
during layer growth, ion implantation, or through a dopant
diffusion drive-in process. In some embodiments, in optional
block 308 proper and/or additional dopants may be provided
to the layers.
Once all of the III-Nitride layers are fabricated, in block
310 a protective layer, such as silicon oxide, silicon nitride,
AIN, or A12031 may be deposited over the III-Nitride layers.
The protective layer may seal and isolate the relatively
delicate III-Nitride layers during the following III-V or II-VI
semiconductor fabrication processes.
In an optional embodiment in which an optional heat
absorbing layer was deposited on the first side of the c-plane
sapphire wafer, in optional block 312 the heat absorbing
layer on the first side of the c-plane sapphire wafer may be
removed. For example, the heat absorbing layer may be
removed by etching, such as wet etching, plasma etching,
reactive ion etching, etc., or by chemical mechanical pol-
ishing (`CMP" ).
In block 314 the first side of the c-plane sapphire wafer
may be prepared for rhombohedral III-V or II-VI epitaxy
growth and rhombohedrally aligned III-V or II-VI com-
pound semiconductor layers in selected layer structures may
be grown on the first side of the c-plane sapphire wafer. The
selected layer structures may be structures designed to
fabricate efficient LED structures, such as various p-type
layers, intrinsic layers, and n-type layers, for low energy
T
light emitting devices, such as IR, red, orange, yellow, and
green LEDs. As examples, one or more p-type layer(s) may
be grown comprised of A1GaP, InGaP, InAlP, A1GaInP, A1P,
InP, GaP, A1GaAs, InGaAs, InAlAs, A1GaInAs, AlAs, InAs,
5 GaAs, A1GaPAs, InGaPAs, InAIPAS, A1GaInPAs, A1PAs,
InPAs, or GaPAs doped with a p-type dopant, such as
magnesium, one or more n-type layer(s) may be grown
comprised of A1GaP, InGaP, InAlP, A1GaInP, A1P, InP, GaP,
A1GaAs, InGaAs, InAlAs, A1GaInAs, AlAs, InAs, GaAs,
io A1GaPAs, InGaPAs, InAIPAS, A1GaInPAs, A1PAs, InPAs, or
GaPAs doped with a n-type dopant, such as silicon, and one
or more intrinsic layer(s) may be grown comprised of
A1GaP, InGaP, InAlP, A1GaInP, A1P, InP, GaP, A1GaAs,
InGaAs, InAlAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs,
15 InGaPAs, InAIPAS, A1GaInPAs, A1PAs, InPAs, or GaPAs.
Intrinsic layers may not need any dopants. The selected layer
structures may be various combinations of various numbers
of n-type layers, p-type layers, and/or intrinsic layers
extending from the first side of the c-plane sapphire wafer.
20 As examples, extending from the first side of the c-plane
sapphire wafer, the selected layer structures may be a series
of n-i-p layers, a series of p-i-n layers, a series of p-i-n-i-p
layers, a series of n-i-p-i-n layers, a series of p-n layers, a
series of n-p layers, etc. In various embodiments, dopants for
25 the various layers may be inserted during layer growth, ion
implantation, or through a dopant diffusion drive-in process.
In some embodiments, in optional block 316 proper and/or
additional dopants may be provided to the layers.
Once all the rhombohedral III-V or II-VI layers are
30 fabricated, in block 318 a protective layer, such as silicon
oxide, silicon nitride, AIN, or Al2O31 may be deposited over
the rhombohedral III-V or II-VI layers. The protective layer
may seal and isolate the relatively delicate rhombohedral
III-V or II-VI layers from the environment and during any
35 further fabrication processes. The operations through block
318 may produce a double sided hybrid crystal III-V/II-VI
and III-Nitride compound semiconductor wafer.
In order to make a full multi-wavelength light emitting
device, each protective layer may have to be removed by a
40 masked etching process to define one or more device areas
on the wafer. In block 320 the protective layer may be
removed from the III-Nitride layers, device areas may be
formed on the III-Nitride layers, and electrodes may be
formed on the III-Nitride layers to fabricate a III-Nitride
45 LED device structure on the second side of the c-plane
sapphire wafer. The protective layer may be removed and
the device areas defined by masked etching. Metal or
transparent electrodes (e.g., Indium Tin Oxide (ITO) elec-
trodes) may be formed to create a contact area to deliver
50 positive (+) and negative (-) voltages and current. The
protective layer over the III-V or II-VI layers may remain in
place while the III-Nitride LED device structure is fabri-
cated.
In block 322 a protective layer may be deposited over the
55 III-Nitride LED device structure. In block 324 the protective
layer may be removed from the rhombohedral III-V or II-VI
layers, device areas may be formed on the rhombohedral
III-V or II-VI layers, and electrodes may be formed on
rhombohedral III-V or II-VI layers to fabricate a III-V or
60 II-VI LED device structure on the first side of the c-plane
sapphire wafer. The protective layer may be removed and
the device areas defined by masked etching. Metal or
transparent electrodes (e.g., ITO electrodes) may be formed
to create a contact area to deliver positive (+) and negative
65 (-) voltages and current.
By depositing, patterning, and removing materials
through the standard lithography process, the integrated
US 9,711,680 B2
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multi-wavelength light emitting devices may be formed.
One pixel may be made of red, green, and blue LEDs from
the double sides of the sapphire wafer, such as IR, R, G, B,
or Red, Yellow, Green, and Blue. Multiple arrays of these
pixels may be used to make a flat panel display or a projector
panel.
In an embodiment, the operations of blocks 302-324 may
be performed in a continuous process to produce an inte-
grated multi-color light emitting device (e.g., an LED). In
another embodiment, the operations of blocks 302-318 may
be wafer fabrication operations performed independent of
the operations of blocks 320-324 which may be device
fabrication operations. For example, the wafer fabrication
operations of blocks 302-318 may be performed during a
wafer manufacturing process to produce a double sided
hybrid crystal III-V/II-VI and III-Nitride compound semi-
conductor wafer that may be sold into the industrial com-
mercial market. The double sided hybrid crystal III-V/II-VI
and III-Nitride compound semiconductor wafer may be
purchased by a customer and the operations of blocks
320-324 may be performed during a device manufacturing
process to produce an integrated multi-color light emitting
device (e.g., an LED).
In an embodiment, the sequence of operations of method
300 may be exchanged, such that the operations for rhom-
bohedral III-V or II-VI layer formation may be performed
first and the operations for III-Nitride layer formation may
be performed second. However, performing III-Nitride layer
formation first may be advantageous because the typical
growth temperature for III-V or II-VI semiconductors may
be lower than that of III-Nitride semiconductor growth.
FIG. 4 shows one type of an integrated multi wavelength
light emitting device 400 made with a hybrid crystal accord-
ing to an embodiment. The device 400 may be a double
sided hybrid crystal III-V/II-VI and III-Nitride compound
semiconductor wafer including a hexagonal structure 102 on
one side of a c-plane sapphire 101 and a III-V or II-VI
compound semiconductor 103 on an opposite side as
described above with reference to FIG. 1. In this configu-
ration, green and blue lights are generated in the III-Nitride
semiconductor layer (comprising layers 404, 406, 408, 410,
and 412), and the red light is generated in the rhombohedral
III-V/II-VI semiconductor layer (comprising layers 414,
416, and 418). An n-type layer 404 or 412 (e.g., n-type layers
comprised of A1GaN, InGaN, A1GaInN, AIN, InN, or GaN)
provides electrons into the intrinsic or low-doped layer 406
or 410 (e.g., intrinsic or low-doped layers comprised of
A1GaN, InGaN, A1GaInN, AIN, InN, or GaN) which has a
lower conduction band when a voltage is applied. A p-type
layer 408 (e.g., p-type layer comprised of A1GaN, InGaN,
A1GaInN, AIN, InN, or GaN) in the middle provides holes
into the intrinsic or low-doped layer 406 and/or 410 which
has higher valence band when a voltage is applied. The two
intrinsic or low doped layers 406 and 410 may have opti-
mized contents of indium, gallium, and aluminum, to change
their bandgap energies to that of blue and green photons,
individually. For example, the alloy composition of the
intrinsic or low doped layer 406 may be selected to bring the
bandgap energy to that of the green photon (e.g., wavelength
of 500-590 nanometers (nm)) and the alloy composition of
the intrinsic or low doped layer 410 may be selected to bring
the bandgap energy to that of the blue photon (e.g., wave-
length of 400-500 mu). The accumulated electrons and holes
in each intrinsic or low doped layer 406 and 410 easily
recombine and emit the blue and green lights. A protection
layer or transparent electrode 420 may be present on the
outside surface of the III-Nitride semiconductor layer.
8
Although FIG. 4 shows a (Surface) n-i-p-i-n (Sapphire)
structure of doping, other variation of layer structures can
work. For example, (Surface) p-i-n-i-p (Sapphire) structure
can work as well. Variations of these layers are also possible
5 by inserting intrinsic or low doped AIN as a barrier layer
such as [1] (Surface) p-GaN/i-GaInN/n-GaN/A1N (as an
electric barrier)/p-GaN/i-InGaN/n-GaN/c-plane Sapphire
(Substrate) or [2] (Surface) p-GaN/i-GaInN/n-GaN/A1N (as
an electric barrier)/n-GaN/i-InGaN/p-GaN/c-plane Sapphire
io (Substrate).
The rhombohedral III-V or II-VI LED structure (com-
prising layers 414, 416, and 418) may be made on the
opposite side of sapphire 402. From the sapphire side, n-type
layer 414 (e.g., a n-type layer comprising A1GaP, InGaP,
15 InAlP, A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs, InAlAs,
A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs, InAIPAS,
A1GaInPAs, A1PAs, InPAs, or GaPAs) provides electrons
into the intrinsic or low-doped layer 416 (e.g., an intrinsic or
low-doped layer comprising A1GaP, InGaP, InAlP, A1GaInP,
20 A1P, InP, GaP, A1GaAs, InGaAs, InAlAs, A1GaInAs, AlAs,
InAs, GaAs, A1GaPAs, InGaPAs, InAIPAS, A1GaInPAs,
A1PAs, InPAs, or GaPAs) while p-type layer 418 (e.g., a
p-type layer comprising A1GaP, InGaP, InAlP, A1GaInP, A1P,
InP, GaP, A1GaAs, InGaAs, InAlAs, A1GaInAs, AlAs, InAs,
25 GaAs, A1GaPAs, InGaPAs, InAIPAS, A1GaInPAs, A1PAs,
InPAs, or GaPAs) on the backside provides holes into the
intrinsic or low-doped layer 416. The accumulated electrons
and holes recombine and emit the red lights. Similarly,
variations of these structures also work such as n-i-p LED,
so p-i-n LED, or p-n LED, n-p LED structures. The intrinsic or
low doped layer 416 may have optimized contents of
indium, gallium, and aluminum, to change the bandgap
energy to that of red photons. For example, the alloy
composition of the intrinsic or low doped layer 416 may be
35 selected to bring the bandgap energy to that of the red photon
(e.g., wavelength of 590 -700 mu). The thickness and alloy
composition of the intrinsic or low-doped layers (e.g., intrin-
sic or low doped layers 406, 410, and 416) may be selected
such that the narrowest relative bandgap energy may be at
40 the intrinsic or low-doped layer (e.g., 416) emitting red
photons and the widest relative bandgap energy may be at
the intrinsic or low-doped layer (e.g., 410) emitting blue
photons. If the thickness and alloy composition of intrinsic
or low-doped layers (e.g., layers 406, 410, and 416) are
45 critically controlled, a quantum well with discrete energy
levels inside the layer may be formed. This may enhance the
light emission efficiency. The variation of structure with a
quantum well LED, multiple quantum well, graded indexed
channeled LED, and stepped LED structure may also be
50 formed in this hybrid crystal LED.
FIG. 5 shows the fabricated multi-wavelength integrated
hybrid light emitting device 500 after all the post multilayer
wafer processes including ITO deposit, lithography, etching,
and metallization. For example, a Blue LED circuit and
55 Green LED circuit may be formed by removing a middle
portion of layers 412, 410, 408, and 406 to create two
separate columns extending from the layer 404. One column
of layers 412, 410, 408a, and 406a may be capped with a
transparent electrode 420a to form the Blue LED. The other
60 column may have the layers 412 and 410 removed leaving
the layers 408b and 406b extending from the layer 404
which may be capped with a separate transparent electrode
420b to form the Green LED. The rhombohedral III-V or
II-VI LED structure may not have material removed and
65 may be capped with a metal electrode 422 to form the Red
LED. Each circuit may drive the Red LED, Green LED, and
Blue LED separately. The III-Nitride and sapphire may be
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transparent to the red light so that the red light from the
backside of the wafer may propagate to the front surface of
the wafer. Transparent electrodes such as ITO or thin Gra-
phene are used on the front side electrodes 420a and 420b.
Typical pixels 506, 504, and 502 may be made with the Red,
Green, and Blue LEDs, respectively. More complex pixels
may be formed with IR, R, G, and B. Different pixel color
configurations may be made with selections from IR, Red,
Orange, Yellow, Green, Blue, Purple, and UV. The array of
the pixels may be used to build various devices, including a
flat panel display, outdoor display, a projector panel, a
scanner light source, or scientific optical instruments.
FIGS. 6 and 7 show another embodiment of an integrated
multi-wavelength lighting device in which the green and red
lights may be generated inside the rhombohedral III-V or
II-VI layers. FIG. 6 shows an integrated multi wavelength
light emitting device 600 made with a hybrid crystal accord-
ing to an embodiment. The device 600 may be a double
sided hybrid crystal III-V/II-VI and III-Nitride compound
semiconductor wafer including a hexagonal structure 102 on
one side of a c-plane sapphire 101 and a III-V or II-VI
compound semiconductor 103 on an opposite side as
described above with reference to FIG. 1. A1GaP, InGaP,
InA1P, A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs, InAlAs,
A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs, InAIPAs,
A1GaInPAs, A1PAs, InPAs, or GaPAs may be used to make
green, yellow, orange, and red colors. In the configuration
illustrated in FIG. 6, only blue lights may be generated in the
III-Nitride semiconductor layer (comprising layers 604, 606,
and 608), and the green and red light may be generated in the
rhombohedral III-V/II-VI semiconductor layer (comprising
layers 610, 612, 614, 616, and 618). A protection layer or
transparent electrode 620 may be present on the outside
surface of the III-Nitride semiconductor layer and a protec-
tion layer or metal electrode 622 may be present on the
outside surface of the rhombohedral III-V/II-VI semicon-
ductor layer.
An n-type layer 604 (e.g., n-type layers comprised of
A1GaN, InGaN, A1GaInN, AIN, InN, or GaN) may provide
electrons into the intrinsic or low-doped layer 606 (e.g.,
intrinsic or low-doped layers comprised of A1GaN, InGaN,
A1GaInN, AIN, InN, or GaN) which has a lower conduction
band when a voltage is applied. A p-type layer 608 (e.g.,
p-type layers comprised of A1GaN, InGaN, A1GaInN, AIN,
InN, or GaN) in the middle provides holes into the intrinsic
or low-doped layer 606 which has higher valence band when
a voltage is applied. The accumulated electrons and holes in
intrinsic or low-doped layer 606 easily recombine and emit
the blue light.
The rhombohedral III-V or II-VI LED structure (com-
prising layers 610, 612, 614, 616, and 618) may be made on
the opposite side of sapphire 602. From the sapphire side,
p-type layer 610 (e.g., a p-type layer comprising A1GaP,
InGaP, I11AlP, A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs,
InAlAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs,
InAIPAs, A1GaInPAs, A1PAs, InPAs, or GaPAs) provides
holes into the intrinsic or low-doped layer 612 (e.g., an
intrinsic or low doped layer comprising A1GaP, InGaP,
InAlP, A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs, InAlAs,
A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs, InAIPAs,
A1GaInPAs, A1PAs, InPAs, or GaPAs) while from the lower
surface side p-type layer 618 (e.g., a p-type layer comprising
A1GaP, InGaP, I11AlP, A1GaInP, A1P, InP, GaP, A1GaAs,
InGaAs, InAlAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs,
InGaPAs, InAIPAS, A1GaInPAs, A1PAs, InPAs, or GaPAs)
provides holes into the intrinsic or low-doped layer 616. The
n-type layer 614 (e.g., a n-type layer comprising A1GaP,
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InGaP, InAlP, A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs,
InAlAs, A1GaInAs, AlAs, InAs, GaAs, A1GaPAs, InGaPAs,
I1IAIPAs, A1GaInPAs, A1PAs, InPAs, or GaPAs) on the
backside provides electrons into the intrinsic or low-doped
5 layers 612 and 616. The accumulated electrons and holes
recombine and emit the red and green lights. In this manner,
in device 600 illustrated in FIG. 6, green and red lights are
made by two different rhombohedral intrinsic or low-doped
layers and blue light is made by hexagonal intrinsic or
to low-doped layer. The intrinsic or low doped layer 616 may
have optimized contents of indium, gallium, and aluminum,
to change the bandgap energy to that of red photons, the
intrinsic or low doped layer 612 may have optimized con-
15 tents of indium, gallium, and aluminum, to change the
bandgap energy to that of green photons, and the intrinsic or
low doped layer 606 may have optimized contents of
indium, gallium, and aluminum, to change the bandgap
energy to that of blue photons. For example, the alloy
20 composition of the intrinsic or low doped layer 616 may be
selected to bring the bandgap energy to that of the red photon
(e.g., wavelength of 580-700 mu), the alloy composition of
the intrinsic or low doped layer 612 may be selected to bring
the bandgap energy to that of the green photon (e.g.,
25 wavelength of 500-580 mu), and the alloy composition of
the intrinsic or low doped layer 606 may be selected to bring
the bandgap energy to that of the blue photon (e.g., wave-
length of 400-500 mu). The thickness and alloy composition
of the intrinsic or low-doped layers (e.g., intrinsic or low
30 doped layers 606, 612, and 616) may be selected such that
the narrowest relative bandgap energy may be at the intrinsic
or low-doped layer (e.g., 616) emitting red photons and the
widest relative bandgap energy may be at the intrinsic or
35 low-doped layer (e.g., 606) emitting blue photons.
In device 700 of FIG. 7, while blue light is generated in
the hexagonal intrinsic or low-doped layer (e.g., a i-Al-
GaInN layer), green and red lights are generated by two
intrinsic or low-doped layers (e.g., i-A1GaInP layers) with
40 different alloy compositions and thicknesses. FIG. 7 shows
the fabricated multi-wavelength integrated hybrid light
emitting device 700 after all the post multilayer wafer
processes including ITO deposit, lithography, etching, and
metallization. For example, a Blue LED circuit may be
45 formed by capping the III-Nitride semiconductor layer with
a transparent electrode 620, the III-Nitride semiconductor
layer may not have material removed. The Red LED circuit
and Green LED circuit may be formed by removing portions
of layers 618 and 616 to create a column extending from the
50 layer 614. The column of the remaining portions of layers
618 and 616 may be capped with a metal electrode 622b to
form the Red LED. A metal electrode 622a separate from the
column of layers 618 and 616 may be formed on the layer
614 which may form the Green LED. Each circuit may drive
55 the Red LED, Green LED, and Blue LED separately. The
III-Nitride and sapphire may be transparent to the red light
and green light so that the red and green light from the
backside of the wafer may propagate to the front surface of
the wafer. Typical pixels 706, 704, and 702 may be made
60 with the Red, Green, and Blue LEDs, respectively.
The working principles and device structure variations of
devices 600 and 700 may be similar to those described above
with reference to FIGS. 4 and 5.
In various embodiments, the wafer layer and device
65 structures shown in the FIGS. 4, 5, 6 and 7 may work as
integrated photon detectors as well. The typical photon
detector has p-i-n structures. The photon detectors absorb
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light and generate electric current and voltage that may be an
opposite operation to the light emitting device operations
described above.
The preceding description of the disclosed embodiments
is provided to enable any person skilled in the art to make
or use the present invention. Various modifications to these
embodiments will be readily apparent to those skilled in the
art, and the generic principles defined herein may be applied
to other embodiments without departing from the spirit or
scope of the invention. Thus, the present invention is not
intended to be limited to the embodiments shown herein but
is to be accorded the widest scope consistent with the
following claims and the principles and novel features
disclosed herein.
All cited patents, patent applications, and other references
are incorporated herein by reference in their entirety. How-
ever, if a term in the present application contradicts or
conflicts with a term in the incorporated reference, the term
from the present application takes precedence over the
conflicting term from the incorporated reference.
All ranges disclosed herein are inclusive of the endpoints,
and the endpoints are independently combinable with each
other. Each range disclosed herein constitutes a disclosure of
any point or sub-range lying within the disclosed range.
The use of the terms "a" and "an" and "the" and similar
referents in the context of describing the invention (espe-
cially in the context of the following claims) are to be
construed to cover both the singular and the plural, unless
otherwise indicated herein or clearly contradicted by con-
text. "Or" means "and/or." As used herein, the term "and/or"
includes any and all combinations of one or more of the
associated listed items. As also used herein, the term "com-
binations thereof' includes combinations having at least one
of the associated listed items, wherein the combination can
further include additional, like non-listed items. Further, the
terms "first," "second," and the like herein do not denote any
order, quantity, or importance, but rather are used to distin-
guish one element from another. The modifier "about" used
in connection with a quantity is inclusive of the stated value
and has the meaning dictated by the context (e.g., it includes
the degree of error associated with measurement of the
particular quantity).
Reference throughout the specification to "another
embodiment", "an embodiment", "exemplary embodi-
ments", and so forth, means that a particular element (e.g.,
feature, structure, and/or characteristic) described in con-
nection with the embodiment is included in at least one
embodiment described herein, and can or cannot be present
in other embodiments. In addition, it is to be understood that
the described elements can be combined in any suitable
manner in the various embodiments and are not limited to
the specific combination in which they are discussed.
This written description uses examples to disclose the
invention, including the best mode, and also to enable any
person skilled in the art to make and use the invention. The
patentable scope of the invention is defined by the claims,
and can include other examples that occur to those skilled in
the art. Such other examples are intended to be within the
scope of the claims if they have structural elements that do
not differ from the literal language of the claims, or if they
include equivalent structural elements with insubstantial
differences from the literal language of the claims.
What is claimed is:
1. A method of making a double sided hybrid crystal
III-V/II-VI and III-Nitride compound semiconductor device,
the method comprising:
providing a (0001) c-plane sapphire wafer;
12
growing epitaxial III-Nitride layer structures on a second
side of the (0001) c-plane sapphire wafer;
depositing a first protective layer over the III-Nitride layer
structures;
5 growing epitaxial rhombohedral III-V or II-VI compound
semiconductor layer structures on a first side of the
(0001) c-plane sapphire wafer; and
depositing a second protective layer over the rhombohe-
dral III-V or II-VI compound semiconductor layer
10 
structures.
2. The method of claim 1, wherein:
the III-Nitride layer structures comprise at least a first
p-type layer and at least a first n-type layer both
15 comprised of A1GaN, InGaN, A1GaInN, AIN, InN, or
GaN; and
the rhombohedral III-V or II-VI compound semiconduc-
tor layer structures comprise at least a second p-type
layer and at least a second n-type layer comprised of
20 A1GaP, InGaP, InAlP A1GaInP, A1P, InP, GaP, A1GaAs,
InGaAs, InAlAs, A1GaInAs, AlAs, InAs, GaAs, A1Ga-
PAs, InGaPAs, InAIPAS, A1GaInPAs, A1PAs, InPAs, or
GaPAs.
3. The method of claim 2, wherein:
25 the III-Nitride layer structures further comprise at least a
first intrinsic layer comprised of A1GaN, InGaN,
A1GaInN, AIN, InN, or GaN separating the first p-type
layer and the first n-type layer; and
the rhombohedral III-V or II-VI compound semiconduc-
30 for layer structures further comprise at least a second
intrinsic layer comprised of A1GaP, InGaP, InAlP,
A1GaInP, A1P, InP, GaP, A1GaAs, InGaAs, InAlAs,
A1GaInAs, AIAs, InAs, GaAs, A1GaPAs, InGaPAs,
InAIPAS, A1GaInPAs, A1PAs, InPAs, or GaPAs sepa-
35 rating the second p-type layer and the second n-type
layer.
4. The method of claim 3, wherein the first protective
layer and the second protective layer are comprised of
silicon oxide, silicon nitride, AIN, or A1203-
40 5. The method of claim 3, further comprising heating the
(0001) c-plane sapphire wafer to a temperature from 700° C.
to 1200° C. prior to growing the III-Nitride layer structures.
6. The method of claim 5, further comprising:
depositing a heat absorbing layer on the first side of the
45 (0001) c-plane sapphire wafer prior to heating the
(0001) c-plane sapphire wafer; and
removing the heat absorbing layer on the first side of the
(0001) c-plane sapphire wafer prior to growing the
rhombohedral III-V or II-VI compound semiconductor
50 layer structures.
7. The method of claim 3, further comprising:
removing the first protective layer from the III-Nitride
layer structures;
removing the second protective layer from the rhombo-
55 hedral III-V or II-VI compound semiconductor layer
structures; and
forming device areas and electrodes on the III-Nitride
layer structures and the rhombohedral III-V or II-VI
compound semiconductor layer structures to fabricate a
60 Blue LED in the III-Nitride layer structures; a Red LED
in the rhombohedral III-V or II-VI compound semi-
conductor layer structure, and a Green LED in the
III-Nitride layer structures or the rhombohedral III-V or
II-VI compound semiconductor layer structures.
65 8. A method of making a double sided hybrid crystal
III-V/II-VI and III-Nitride compound semiconductor device,
the method comprising:
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removing a first protective layer from epitaxial grown
III-Nitride layer structures of a double sided hybrid
crystal III-V/II-VI and III-Nitride compound semicon-
ductor wafer;
removing a second protective layer from epitaxial grown 5
rhombohedral III-V or II-VI compound semiconductor
layer structures of the double sided hybrid crystal
III-V/II-VI and III-Nitride compound semiconductor
wafer; and
forming device areas and electrodes on the III-Nitride io
layer structures and the rhombohedral III-V or II-VI
compound semiconductor layer structures to fabricate a
Blue LED in the III-Nitride layer structures; a Red LED
in the rhombohedral III-V or II-VI compound semi-
conductor layer structure, and a Green LED in the 15
III-Nitride layer structures or the rhombohedral III-V or
II-VI compound semiconductor layer structures.
9. The method of claim 8, further comprising forming an
array of pixels including the Blue LED, Red LED, and
Green LED in a flat panel display, outdoor display, a 20
projector panel, a scanner light source, or scientific optical
instrument.
